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An Experimental Procedure for Characterizing
Interconnects to the DC Power Bus on
a Multilayer Printed Circuit Board
Hao Shi, Student Member, IEEE, Fei Sha, Member, IEEE, James L. Drewniak, Member, IEEE,
Thomas P. Van Doren, Member, IEEE, and Todd H. Hubing, Senior Member, IEEE
Abstract— The effectiveness of dc power-bus decoupling is
impacted by the inductance associated with interconnect vias
in printed circuit boards (PCB’s). Adequate characterization
of these interconnects is necessary to facilitate modeling and
simulation, and to assess the effectiveness of added decoupling. In
this study, a measurement procedure is presented for determining
the series inductance and resistance of an interconnect with a
network analyzer. The validity and limitations of the procedure
are discussed. Experimental results of interconnect parameters
on an 8  10 in ten-layer test-board corroborate those measured
with a precision impedance analyzer. The measured interconnect
values are used to simulate several cases of power-bus decoupling
which show good agreement with two-port swept frequency
measurements.
Index Terms— Decoupling, interconnect model, multilayer
PCB, power bus modeling
I. INTRODUCTION
THE rapidly increasing speed of digital devices raises con-cerns for signal integrity (SI), as well as electromagnetic
interference (EMI) problems that result from simultaneous
device switching. Adding decoupling capacitors between the
power and ground planes on a multilayer printed circuit
board is a common strategy for mitigating the simultaneous
switching, or delta-I noise [1]–[3]. As compared to single-
or doubled-sided boards, a multilayer printed circuit board
(PCB) can accommodate a low-impedance power-bus structure
as a result of one or multiple sets of planes dedicated to
both and GND. Critical power-bus issues include the
total capacitance, individual capacitor values, and locations
of the decoupling capacitors. Models to aid the designer in
developing and evaluating a power-bus design must include
the parameters of the external decoupling interconnects. A
simple procedure is presented herein for measuring surface
mount technology (SMT) interconnect parasitics on PCB’s that
use entire planes for and GND. This study employs a
test-board with high-capacitance low-inductance power planes
with a 10 mil layer spacing.
SMT decoupling capacitors have greatly reduced the in-
terconnect inductance to PCB power planes as compared to
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leaded components. However, the inductance associated with
vias is still typically on the order of a few nanohenries for a
10 mil layer spacing. The effectiveness of decoupling with an
SMT decoupling capacitor is limited by the inductance asso-
ciated with the traces/vias of the interconnect for frequencies
greater than a few megahertz [4]. Adequate characteriza-
tion of the series inductance and resistance of interconnect
traces/vias is essential for developing both lumped-element
and distributed power-bus models, although a lumped-element
power-bus model valid below the distributed resonances of
the PCB board is treated herein in particular [5], [6]. The
interconnect inductance can be measured with an impedance
analyzer, such as the HP 4291A (1 MHz–1.8 GHz), with high
accuracy. The HP 4291A impedance analyzer is a recently
introduced instrument that has better accuracy for measuring
large and small impedances than a conventional network
analyzer employing square-law detectors [7]. However, this
specialized precision instrument may not be available in many
laboratories. This study introduces a two-port procedure for
characterizing decoupling interconnects on a multilayer PCB
power-bus having entire -GND planes using a network
analyzer. The interplane capacitance is first determined with
an LCR meter. A metal strip is then applied to short the
interconnect of concern, whose inductance is determined from
the resonance frequency of , and resistance from the
input impedance (real part) at Port 1. Interconnect parame-
ters measured on the ten-layer test-board using the proposed
two-port procedure are compared with more accurate results
obtained from an impedance analyzer. Experimental results are
presented to demonstrate the approach, and the limitations of
the procedure are discussed.
II. A LUMPED ELEMENT MODEL OF THE DC POWER-BUS
A. Test Board Geometry
A ten-layer 8 10 in test-board with 10 mil layer-spacing
was employed for the measurements. The board had a total
of 63 pairs of bonding pads for connecting SMT decoupling
capacitors between the power and ground planes. The top
layer of the configuration is shown in Fig. 1. The 63 pairs of
bonding pads can be divided into nine identical pattern groups
placed at several locations on the board and are labeled 1–9
accordingly. Each group contains seven different interconnect
patterns numbered P1–P7 from the top down as shown in
0018–9375/97$10.00  1997 IEEE
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Fig. 1. Layout of the top level of the ten-layer test-board.
Fig. 2. A typical test pattern on the ten-layer test-board.
Fig. 2. Every pair of bounding pads are identified by the group
index and the pattern labels, e.g., 6P3 is the pair of bonding
pads in Group 6 and the third pattern in that group. A cross-
sectional view of the test board layer stack-up is shown in
Fig. 3. Two pairs of bonding pads were employed as Ports
1 and 2 in a typical -parameter measurement. The 0.085 in
semi-rigid coaxial-cable probes were attached in a manner that
minimized the probe inductance, though this had little effect
on the interconnect inductance measurement in practice. Any
other pair of bonding pads can be investigated by mounting
a decoupling capacitor on them or shorting them with a wide
copper strip. In measurements with both the vector network
analyzer and the impedance analyzer, calibrations were made
at the connectors of the semi-rigid cable test probes, then port-
extension values were set to extend the reference planes to the
tips of the probes.
B. The Lumped Element Model for the
Power-Bus with Interconnects
A lumped element model of the power-bus with multiple
decoupling branches has been previously introduced by [8].
Fig. 3. The cross section of the test-board. Dotted lines represent signal
planes, and the layer spacing is 10 mils.
Fig. 4. The lumped element model for the PCB and test configuration.
The interplane capacitance is simply modeled by a lumped
capacitor . For the th (1 , and 63 for the test-
board) interconnect branch, the series inductance is and
the resistance is . The overall model is shown in Fig. 4
if every branch has a decoupling capacitor mounted, where
, are the resistances and inductances associated with
probes at Ports 1 and 2, respectively, in an measurement.
In the frequency range where the interconnect inductance is
measured, and the lumped element model applies, the location
of a decoupling capacitor interconnect does not impact the
measurement. For example, the data shown in Fig. 5 for
configuration P7 shorted and no external decoupling capacitors
applied, at locations 2P7, 8P7, and 6P7 are nearly identical. In
the case when the th branch is shorted across the SMT bond-
ing pads and no SMT decoupling capacitors are mounted, only
one series branch of and is necessary in this model.
C. Measurement Approach
There are several factors upon which the proposed inter-
connect characterization procedure are based. It is intuitive
to model the sets of power-ground planes by an interplane
capacitance . A naive calculation, with 4.2 and
considering the two parallel plate capacitors connected in
parallel for the test board considered, yields 15.1 10
F. In general, the value of a PCB power-bus with entire
planes may range from 200 pF to 0.02 F, for typical high-
speed designs, and depends on the power plane separation and
total area. The range of interconnect inductance in practical
designs can be estimated with a crude wire-loop model to
be around 0.5–15 nH [9], [10]. The proposed lumped
element model is limited to frequencies such that
(1)
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Fig. 5. Measured jS21j response between 9P1 and 1P1 when one of the
following locations is shorted—2P7 (square), 8P7 (solid circle), and 6P7
(triangle).
where is the critical frequency, beyond which the power-bus
exhibits a distributed behavior and a simple lumped element
model for the planes fails. Such a condition is usually satisfied
for typical designs. It should be noted that the lumped model
serves merely as a vehicle to extract interconnect parameters,
rather than a comprehensive model to describe the power bus
response in a wide frequency range.
In the -parameter measurements, the input impedance
( ) seen at either Ports 1 or 2 is usually much smaller
than the probe characteristic impedance ( 50 ) over the
frequency range of interest. Since
, then 1. An inductance measurement using
requires well-characterized and precise test fixtures for
locating reference plane and accurate phase information, which
is difficult or expensive to achieve. In fact, only the resonant
frequency manifested by a peak in is important in
determining interconnect inductance. Consequently, is
chosen as the primary measurable quantity. Experiments show
that the responses are consistent with a single lumped
capacitance model for the -GND power-bus structure when
the two port locations are widely spread ( 0.6 , where
is the longer side of the test-board). Anomalies are observed
when the two probe locations are separated by less than 0.25
, where the for the measured test board exhibits a
distributed resonance (a “null”) near 180 MHz. This resonance
cannot be accounted for by a lumped element model, but
is predicted with a full-wave analysis [6]. Increasing the
probe separation, e.g., putting the two ports near the opposite
ends of the board, increases the first distributed resonance
to approximately 250 MHz. For the test-board, the upper
frequency for the model to be valid is 200 MHz. The probe
positions do not significantly impact the measured interconnect
inductance values, since the resonance frequencies from which
the are determined are well below the distributed board
resonance frequencies even for closely spaced probes. Fig. 6
shows the typical response for a bare board with
two different probe spacings. Even though the first distributed
“null” can vary with the probe-to-probe distance, the condition
in (1) still holds.
Fig. 6. Measured jS21jdB for closely-spaced probes (dashed line) and
distant probes (solid line).
The transfer impedance between two ports is a more
direct indicator of the effect of a noise source on other devices
through the common dc power-bus, which is related to the
-parameters by
(2)
For most measurements involving interconnects on the power-
bus, . Also . Then
(3)
Hence, another reason for choosing over is that
is a scaled version of . In other words, is a good
indicator (measurable with a network analyzer) of a noise
voltage at the victim location ( ) caused by a sudden draw of
current at the source location ( ) through the dc power-bus.
III. EXPERIMENTAL CHARACTERIZATION
OF DECOUPLING INTERCONNECTS
The interplane capacitance , the branch inductance ,
and the branch series resistance (for 1 to ) must
be determined in order to experimentally characterize decou-
pling interconnects. Further, the effect of the inductances and
resistances associated with the two probes must be assessed.
A. Determination of
Several possible schemes for measuring have been
considered, including curve fitting measurements (with a
network analyzer), or one-port impedance measurements (with
an impedance analyzer), and measurement with an LCR meter.
For the test-board, the three different methods yielded
(14.9, 14.1, 15.2) 10 F, respectively. A naive parallel
plate capacitor calculation and 4.2 yields 15.1
10 F. For a routine power-bus characterization, a direct
measurement of with a low frequency LCR meter (e.g.,
HP 4263B) is adequate.
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Fig. 7. A lumped element model for the PCB when one interconnect is
shorted by a wide copper strip.
B. Determining the Series Inductance and
Resistance of an Interconnect Branch
The series inductance and resistance of an interconnect can
be determined from and measurements, respectively.
In a sequence of measurements, the locations of the two probes
were fixed such that the inter-probe distance was larger than
0.6 , although this was not absolutely necessary for charac-
terizing typical decoupling interconnects. A wide copper strip
was used to short across the decoupling capacitor bonding pads
for the th interconnect and all others remained open-circuited.
Because the contact areas with the bonding pads were large,
and the shorting-strip was wide, the additional resistance and
inductance of the strip were negligible. For simplicity in the
following development, the branch inductance and series
resistance will be designated and , respectively. The
circuit model in Fig. 4 for this particular arrangement can be




are used since 50 , 1 , (1–15)
nH, and the frequency range for the lumped element circuit
model for the test-board is 2 200 MHz 1.3
10 s . The applicable range of the lumped element
model is approximately 4 ( is the representative
board dimension) below which the distributed effects begin
to manifest themselves [11]. For typical values of and
interconnect inductances, the approximations are valid for




For typical PCB board
consequently
Fig. 8. A typical jS21jdB response obtained by an HP8753C network
analyzer. Port 1 is at 8P1, Port 2 is at 2P1, and a SHORT is applied at 6P2.
The resonance frequency is then
(6)
Thus, the peak in the response corresponds to
(7)
(to within 0.5% [12]), and the inductance of the interconnect is
(8)
The transfer impedance for this particular arrangement
is simply [13]
(9)
which has the same pole location as , implying that there is
also a peak at in the response. Consequently, there is
a peak at in as well, by virtue of (3). A typical
measurement with probes located at 8P4 and 2P4, and 6P2
shorted is shown in Fig. 8. The probe inductances
as well as probe resistances virtually always satisfy
all the conditions of (4) (which will be later justified by
measured results in Section IV), and have no effect on the peak
frequency. Hence, even though the measurement is unfixtured,
the interconnect inductance can still be well determined.
At this point, the board capacitance , and interconnect
inductance have been determined from measurements. The
series resistance of the decoupling capacitor interconnect can
be calculated from the input impedance measured at Port 1
at the resonance frequency when the decoupling capacitor
bonding pads are shorted together with a wide copper strip.
A typical measurement is shown in Fig. 9. The input
impedance is related to the probe and interconnect parameters
at the resonance frequency by
(10)
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Fig. 9. A typical S11 Smith Chart display with an HP8753C network
analyzer. Port 1 is at 8P4, Port 2 is at 2P4, and the SHORT is at 6P2.
where are assumed. The real part of the
is
(11)
At the resonance frequency, using , (11)
yields
(12)
where . The second term in , , and can
be compared to by defining the function
(13)
It will be demonstrated below by plotting graphi-
cally that for practical values of and
(14)
The domain of , for typical values of , , and ,
is 0.001 1 and 0.01 10 . A contour
plot of the function is shown in Fig. 10 over this
domain, and values are marked on several equal-
value contours in the – plane. The two dashed lines in
Fig. 10 correspond to two conditions that are typically satisfied
(15)
The dark solid line marks a realistic limit 5 m .
The triangular region enclosed by these three constraints
correspond to an value greater than 500 m . In
practice, , which is the probe resistance associated with
the connector to the power planes is expected to be slightly
greater than those of an interconnect (Table I) and still much
less than 500 m , which leads to . Thus,
the interconnect resistance can be determined by solving the
Fig. 10. A contour plot of f(R; Rv).
TABLE I
INDUCTANCES AND RESISTANCES ASSOCIATED WITH TRACES/VIAS
FOR THE BONDING PADS DETERMINED WITH THE IMPEDANCE
ANALYZER (1) AND THE NETWORK ANALYZER (2)
quadratic equation
(16)
where both and have been previously obtained.
C. Characterizing a PCB Power-Bus
with an Impedance Analyzer
A multilayer PCB dc power-bus can also be character-
ized by precision one-port measurements with an HP4291A
impedance analyzer. For a bare board, the impedance seen at
any interconnect (where the probe is mounted) is
(17)
Here, are the resistance and inductance associated
with the probe and interconnect. A typical input impedance
measurement for a bare board is shown in Fig. 11. The
impedance analyzer provides a curve fitting option for deter-
mining a lumped element model from the measured response.
Making measurements at eight (or any other number
that is perceived as a good for statistical sampling) different
port locations, the average measured interplane capacitance is
14.1 10 F. There is a 0.1 10 F variation
from location to location in the measurement results, which is
attributed to the small differences in the probe connections. To
a good approximation, can be considered to be independent
of location. Once is found, the inductance and resistance
of a specific decoupling capacitor interconnect can
be determined by shorting the bonding pads of the interconnect
of concern with a copper strip. A typical measurement for this
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Fig. 11. A typical measurement of jZinj for a bare board with an HP4291A
impedance analyzer.
configuration is shown in Fig. 12. The input impedance seen
at the probe terminals is
(18)





When , the peak in the response is to




and the interconnect resistance can be solved for as
(23)
Thus, characterizing the interconnect with an impedance ana-
lyzer is a straight-forward process.
IV. EXPERIMENTAL AND SIMULATION RESULTS
The results from four measurements using different probe
locations using the HP4291A impedance analyzer were repeat-
able to within 1% for , 2% for all values, and 5% for all
values. In using the HP8753C network analyzer, the results
were repeatable to within 4% for all values and 6% for all
values. The measured values of s and s for the different
interconnect configurations using both methods are given in
Fig. 12. A typical measurement of jZinj with an HP4291A impedance
analyzer when one decoupling capacitor interconnect is shorted.
TABLE II
THE Q FACTOR CALCULATED FROM THE MEASURED (WITH HP4291A
IMPEDANCE ANALYZER) INTERCONNECT fL;Rg PARAMETERS. C0 = 0.0141 F
Table I. Bonding pads P1 and P2 have identical configurations,
so only data for P2 are listed. The discrepancies between
the measured values using the two methods were less than
7% for values, and 2–15% for values. The experimental
results demonstrate that characterizing a dc power bus (entire
planes) of a multilayer PCB with a network analyzer can
yield results for the interconnect inductance and resistance,
very close to those measured with a precision impedance
analyzer. The conditions in (4) evaluated for the measured
values of interconnect inductance and resistance are tabulated
in Table II. For all cases, . Hence, the approximations
made in developing the measurement procedures are satisfied.
The experimentally determined lumped element parameters
were used then to simulate the PCB response with multiple
decoupling capacitors. The lossy X7R SMT decoupling ca-
pacitors employed were modeled as a series RC branch, and
the internal resistance was determined by precision impedance
measurements with the HP 4291 Impedance Analyzer and
HP 16 192A SMT test fixture. Interconnect inductance and
resistances were characterized as previously described. Three
cases were studied with 8P4 as Port 1 and 2P4 as Port 2:
1) The bare-board. 2) A 0.1 F SMT decoupling capacitor
(40 m internal resistance) connected at 6P4, and a 0.01 F
decoupling capacitor (110 m internal resistance) connected
at 5P4. 3) A 0.1 F decoupling capacitor (40 m internal
resistance) mounted at 6P4, and four 0.01 F decoupling
capacitors (100 m nominal internal resistance) mounted at
3P4, 4P4, 6P4, and 7P4, respectively ( 2.17 nH for
all). The simulated results, using the lumped element
model and independently determined element parameters, are
plotted together with the measured data in Fig. 13. In all three
cases, the parallel (maximums in the response) and series
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Fig. 13. Measured jS21jdB (dashed lines) for three different decoupling
cases and simulated results (solid lines) with a lumped model.
(minimum in the response) resonance frequencies of the
lumped element model agree with the measurement to within
3%. Overall, the agreement in the magnitude is satisfactory.
These results further support the measurement procedure and
the use of the lumped element model upon which it is based.
V. CONCLUSION
This study indicates that the interconnects for multilayer
PCB dc power-buses employing entire planes can be accu-
rately characterized by a precision impedance analyzer, or
by a network analyzer. The values measured by the network
analyzer are within 7% for inductance and 15% for resistance
of measurements with a precision impedance analyzer. For
both methods, the quality factor ( ) of each
interconnect needs to be greater than 10, which is generally
the case.
Although the power-bus model employed in this study is
only valid up to 200 MHz—below the distributed resonances
of the test-board, the and parameters determined through
the procedure presented can be used in more sophisticated
power-bus models [6], [11] over a broader frequency range.
The electrical length of the interconnects are typically small
compared to a wavelength at the highest frequency of interest,
and the behavior of an interconnect can be adequately modeled
by a series inductance and resistance. Besides the test-board
detailed above, the procedure detailed herein has been ap-
plied for characterizing several real-world power-bus designs
including CPU daughter cards and computer mother-boards.
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